`timescale 1ns/1ns
module TestBench5();
	reg clk;
	reg updown, enable, reset;
	wire strong_v1, strong_v2, taken_v1, taken_v2;
	wire [1:0] count_v1, count_v2;



endmodule // TestBench5